代写data程序、代做c/c++，Java编程
Lab 1 CMOS Inverter (100 pts)
The objective of this lab is to design an inverter with symmetric output rise and fall times (matched within
5%) and minimal Area-Delay Product (ADP). 10 points will be assigned based on the ranking of your
ADP (refer to point 3 in Section D).
Environment temperature of 85 ℃ and Vdd = 1.1V will be used throughout this project.
Section A: Schematic and Symbol (10 pts)
1. [8pt] In this section, please follow the tutorial to draw the schematic of an inverter. The devices we are
using are PMOS_VTG and NMOS_VTG in the library NCSU_Devices_FreePDK45. You have to choose
the size of the transistors. The inverter should fit all the following requirements: ● It has symmetric
output rise and fall times (matched within 5%)
● Pin names: VDD, GND, IN, OUT (all uppercase)
In DC analysis, find and label the point VM where Vin = Vout
. What do you expect the ratio to be between
VM and Vdd when the output rise/fall times are symmetric?
By varying the (W/L)p and (W/L)n ratio, you can change the DC operating point. Please choose the values
carefully. You are going to draw the layout with the same transistor size, and part of the score will be
evaluated by the Area-Delay Product. Explain the reasons behind your decisions. We expect you to
apply some theoretical analysis here (you can refer to related slides to facilitate theoretical analysis) to
derive the proper ratios, and do not solely rely on trial and error with simulations.
Figure 1. Inverter Schematic Example2. [2pt] Follow the same tutorial to create a symbol view for your inverter. Please use the standard
inverter symbol instead of a generic symbol like rectangle boxes.
Section B: Schematic Simulation (15 pts)
1. [5pt] DC Analysis:
Plot the Vout-Vin curve of the inverter you created, sweeping input voltage from 0 to VDD (1.1V). Plot
the output and input voltages in the same graph.
• Find VM, the inverter switching threshold voltage.
• Label VIH, VIL, VOL, VOL. Calculate NMH and NML. Refer Section 2.5.3 in the textbook (p.91-92).
We have:
• VIH = minimum HIGH input voltage
• VIL = maximum LOW input voltage
• VOH = minimum HIGH output voltage
• VOL = maximum LOW output voltage
• NML = VIL – VOL
• NMH = VOH - VIH
Figure 2. Noise margin definitions
2. [5pt] Create a testbench schematic for transient analysis with the inverter you just created. Please use
the test bench setup as shown in the schematic of Figure 3. All six inverters in the testbench should be the
one you created (i.e. instantiate six identical copies of it) and their roles are:
● DUT (Device Under Test): your designed inverter, I2
● Fan-in: one inverter as the input driver, I1
● Fan-out: four inverters (I3 - I6) in parallel as the load (this is what we call a fan out of four)
● Final stage: each load capacitor of inverter has 100fF
Assign net labels for the input (VIN) and output (VOUT) pin of the DUT (The one inverter at the middle
stage) for measurements.2
Figure 3. Inverter Testbench Schematics
3. [5pt] Transient Response: Perform a transient analysis of your inverter. Change the testbench to
generate pulses as the input stimulus with the following setting:
Initial
voltage
Pulse
voltage
Delay time Rise time Fall time Pulse width Cycle time
0V 1.1V 100ps 10ps 10ps 500ps 1ns
Simulate the circuit for at least 2.2ns. Set Simulation temperature to 85 ℃. Plot the input and output
voltage of the DUT inverter on the same graph. Measure the propagation delay, rise time and fall time of
the output signal.Section C: Inverter Layout (35 pts)
1. [20pt] Inverter Layout
Follow the tutorial to draw the layout of an inverter. Attach a screenshot of your layout, along with rulers
showing the width and height of its bounding box. Please note that we prefer smaller areas, but you must
follow all the design rules.
2. [5pt] Design Rule Check (DRC)
Attach a screenshot proving you have passed the DRC.
3. [5pt] Layout vs. Schematic (LVS)
Attach a screenshot proving you have passed the LVS.
4. [5pt] Extraction of Parasitic Capacitance (PEX)
Attach a screenshot of the parasitic view of the inverter.
Section D: Layout Simulation (40 pts)
1. [5pt] DC Analysis:
Perform the DC analysis of your inverter using the extracted view. Label VIH, VIL, VOL, VOL. Calculate
NMH and NML. (Please note that you do not have to design another testbench. Create a “config” cell view
for the one in part III. Adjust the configuration to choose the extracted view, and then launch ADE L
inside the config view in order to simulate with the extracted parasitics.)
2. [10pt] Transient Response:
Perform transient analysis using the extracted view (on allsix inverters in the testbench) using the
schematic shown in Figure 4. Simulation temperature: 85 ℃.. Plot the input and output voltage curves in
the same graph. Measure the propagation delay, rise time, and fall time.
3. [15pt] ADP In-class Ranking:
Please provide the area-delay product as defined below:
• ADP = bounding box area (nm2
) * delay (ps)
• delay = the average tpd of the largest delay of the first two cycles, i.e. (largest of tpdr1, tpdf1
, tpdr2
, tpdf2
)
The points you get depends on your ADP ranking in the class:
• Rank A, #1~#11: 10pts
• Rank B, #12~#21: 8pts
• Rank C, #22~#31: 6pts
• Rank D, #32~#41: 4pts
• Rank E, #42~51: 2pts
If the output rise/fall time difference is larger than 5%, 2 pts will be deducted from this part for every 5%.
4. [10pt] Compare the post-layout simulation result with that of the pre-layout (schematic) simulation. Do
you see any differences? Explain your findings and what are their implications for future layout projects?Submission
Please submit a report written in IEEE double-column conference format, following the template file
from Canvas. You can find the doc document under Files named IEEE_Template.
Please also submit a tgz file of your library (including inverter design and testbench cell views) along
with the written report to Canvas.
1) Go to the directory where you can see your library folder.
2) tar -czvf inverter_PID.tgz name-of-your-library
Please replace PID with your PID and the name of your virtuoso library as name-of-your-library. For
example, if your PID is andrew123, and your virtuoso library name for the assignment is lab1, then the
command should be:
tar -czvf inverter_andrew123.tgz lab1
And you should submit the file named inverter_andrew123.tgz and the written report in pdf (as two file
uploads in canvas).
Hint:
If you're using ssh.ece.vt.edu to access the software, you can use key
combination to bring out Guacamole Menu, where you can upload and download files from the remote
server by drag and drop.

热门主题

课程名

mktg2509 csci 2600 38170 lng302 csse3010 phas3226 77938 arch1162 engn4536/engn6536 acx5903 comp151101 phl245 cse12 comp9312 stat3016/6016 phas0038 comp2140 6qqmb312 xjco3011 rest0005 ematm0051 5qqmn219 lubs5062m eee8155 cege0100 eap033 artd1109 mat246 etc3430 ecmm462 mis102 inft6800 ddes9903 comp6521 comp9517 comp3331/9331 comp4337 comp6008 comp9414 bu.231.790.81 man00150m csb352h math1041 eengm4100 isys1002 08 6057cem mktg3504 mthm036 mtrx1701 mth3241 eeee3086 cmp-7038b cmp-7000a ints4010 econ2151 infs5710 fins5516 fin3309 fins5510 gsoe9340 math2007 math2036 soee5010 mark3088 infs3605 elec9714 comp2271 ma214 comp2211 infs3604 600426 sit254 acct3091 bbt405 msin0116 com107/com113 mark5826 sit120 comp9021 eco2101 eeen40700 cs253 ece3114 ecmm447 chns3000 math377 itd102 comp9444 comp(2041|9044) econ0060 econ7230 mgt001371 ecs-323 cs6250 mgdi60012 mdia2012 comm221001 comm5000 ma1008 engl642 econ241 com333 math367 mis201 nbs-7041x meek16104 econ2003 comm1190 mbas902 comp-1027 dpst1091 comp7315 eppd1033 m06 ee3025 msci231 bb113/bbs1063 fc709 comp3425 comp9417 econ42915 cb9101 math1102e chme0017 fc307 mkt60104 5522usst litr1-uc6201.200 ee1102 cosc2803 math39512 omp9727 int2067/int5051 bsb151 mgt253 fc021 babs2202 mis2002s phya21 18-213 cege0012 mdia1002 math38032 mech5125 07 cisc102 mgx3110 cs240 11175 fin3020s eco3420 ictten622 comp9727 cpt111 de114102d mgm320h5s bafi1019 math21112 efim20036 mn-3503 fins5568 110.807 bcpm000028 info6030 bma0092 bcpm0054 math20212 ce335 cs365 cenv6141 ftec5580 math2010 ec3450 comm1170 ecmt1010 csci-ua.0480-003 econ12-200 ib3960 ectb60h3f cs247—assignment tk3163 ics3u ib3j80 comp20008 comp9334 eppd1063 acct2343 cct109 isys1055/3412 math350-real math2014 eec180 stat141b econ2101 msinm014/msing014/msing014b fit2004 comp643 bu1002 cm2030
联系我们
EMail: 99515681@qq.com
QQ: 99515681
留学生作业帮-留学生的知心伴侣！
工作时间：08:00-21:00
python代写
微信客服：codinghelp
站长地图